sel data system clock& **∦**S1 Enable"I, \$ R6 "0" normal first control function circuit module **C4**‡ 45 Fun.fail"H" 22a 34 ₩ | |83 33~ % % first power supply module 40 Fun.fail"L" processor interfacing 101 read/write first /4 cycle delay part 21a system CLK 品 SMI enable address 55~R3 data 300 **ω** ω ο IRQ2 图

FIG. 6A

7

sel data system clock& <u>ල</u> S1 ≫ **♦ T**2 **≩** R12 Enable"I." second control function circuit module "0" normal 20 **£**8⊃ ► IRQ1 CLR Fun.fail"H" 25 22b 46 ©‡C7 SS **♣** R11 W TI 57 second power supply module 48 54 Fun.fail"L" **₹R10** interfacing processor second 101 part 1/4 cycle delay 21b system CLK R74 SWZ read/writer address enable data 300 **500** IRQ2

FIG. 6B